riscv-opcodes - RISC-V opcodes

	Commit message (Collapse)	Author	Age
...
*	Add DECLARE_CAUSE macro	Andrew Waterman	2014-01-21
\|
*	Move microthread-specific opcodes to opcodes-hwacha-ut	Quan Nguyen	2014-01-21
\|
*	Auto-generate exception cause numbers	Andrew Waterman	2014-01-21
\|
*	Merge branch 'confprec'	Quan Nguyen	2014-01-20
\|\ \| \| \| \| \| \| \| \|	Conflicts: Makefile
* \|	swap JAL/JALR again	Andrew Waterman	2014-01-13
\| \|
* \|	New RDCYCLE encoding	Andrew Waterman	2013-12-09
\| \|
\| *	Add vsetprec instruction	Quan Nguyen	2013-11-29
\| \|
* \|	New privileged ISA	Andrew Waterman	2013-11-25
\| \|
\| *	Merge branch 'master' into confprec	Quan Nguyen	2013-11-24
\| \|\ \| \|/ \|/\| \| \| \| \|	Conflicts: Makefile
\| *	Add line in Makefile to parse confprec	Quan Nguyen	2013-11-24
\| \|
* \|	add missing imm for stores	Yunsup Lee	2013-11-22
\| \|
* \|	fix slli/slliw encoding bug	Yunsup Lee	2013-11-21
\| \|
* \|	changes to the instr-table	Yunsup Lee	2013-10-29
\| \|
\| *	Move half-precision opcodes to opcodes-hwacha-ut	Quan Nguyen	2013-10-27
\| \|
\| *	Merge branch 'master' of github.com:ucb-bar/riscv-opcodes into confprec	Quan Nguyen	2013-10-27
\| \|\ \| \|/ \|/\|
* \|	add gitignore	Yunsup Lee	2013-10-18
\| \|
\| *	Add half-precision floating-point instructions	Quan Nguyen	2013-10-17
\|/ \| \| \|	* Add opcodes-hwacha-pseudo to be produced as well, or else GCC will complain.
*	add hwacha exception support	Yunsup Lee	2013-10-17
\|
*	custom-1 opcodes are now 0x0A	Yunsup Lee	2013-10-17
\|
*	revamp hwacha-v3 opcodes	Yunsup Lee	2013-10-10
\|
*	Fix funct field in tables.	Andrew Waterman	2013-09-21
\|
*	Remove old file	Andrew Waterman	2013-09-21
\|
*	Update ISA encoding	Andrew Waterman	2013-09-21
\|
*	hwacha v3: inst format follows the new rocket accelerator extensions	Yunsup Lee	2013-08-07
\|
*	Rename MTFSR/MFFSR to FSSR/FRSR	Andrew Waterman	2013-08-06
\|
*	Add custom opcode space	Andrew Waterman	2013-08-06
\|
*	HW ignores upper bits of fence, but SW supplies 0	Andrew Waterman	2013-07-31
\|
*	Swap J and JALR encodings	Andrew Waterman	2013-07-31
\|
*	change supervisor encoding	Yunsup Lee	2013-07-26
\|
*	tweaks	Yunsup Lee	2013-07-26
\|
*	Factor out Hwacha/RVC and rename MFTX/MXTF to FMV	Andrew Waterman	2013-07-26
\|
*	Refactor parse-opcodes	Andrew Waterman	2013-07-25
\|
*	Remove JALR static hints	Andrew Waterman	2013-07-25
\|
*	Remove CFLUSH	Andrew Waterman	2013-07-23
\|
*	add auipc, lr, sc	Andrew Waterman	2013-04-17
\|
*	new supervisor mode	Andrew Waterman	2012-03-24
\|
*	change vector fence names/encoding	Andrew Waterman	2012-03-18
\|
*	clean up vector exception instructions	Yunsup Lee	2012-03-18
\|
*	add more instructions for vector exception handling	Yunsup Lee	2012-03-13
\|
*	add vvcfg,vtcfg	Yunsup Lee	2012-03-13
\|
*	opcodes cleanup	Yunsup Lee	2012-03-13
\|
*	slight change to vector supervisor instructions	Yunsup Lee	2012-03-10
\|
*	new instructions to handle vector exceptions	Yunsup Lee	2012-03-03
\|
*	temporary undoing of renaming	Andrew Waterman	2011-06-19
\|
*	Renamed packages	Andrew Waterman	2011-06-19
\|
*	[riscv-isa-run] code cleanup; added README	Andrew Waterman	2011-06-19
\|
*	[sim, opcodes] made sim more decoupled from opcodes	Andrew Waterman	2011-06-10
\|
*	[sim,opcodes] improved sim build and run performance	Andrew Waterman	2011-05-29
\|
*	[opcodes,pk,sim] add more vector traps (for #banks, illegal instructions)	Yunsup Lee	2011-05-18
\|
*	[opcodes,pk,sim,xcc] resolve a conflict	Yunsup Lee	2011-05-15
\|