riscv-opcodes - RISC-V opcodes

	Commit message (Collapse)	Author	Age
*	Support generating Go code	Benjamin Barenblat	2016-01-21
\| \| \| \| \|	Generate Go code for the RISC-V Go port <https://github.com/riscv/riscv-go>.
*	remove hwachaV3 definitions	Colin Schmidt	2016-01-13
\|
*	Revert "Revert "Enable the four custom instructions""	Andrew Waterman	2015-11-06
\| \| \| \|	This reverts commit fe5742618c1732be6000cccfbed3432596dea9e4.
*	Include pseudo-ops in inst.chisel	Andrew Waterman	2015-09-28
\|
*	No need to provide GCC with encoding.h anymore	Andrew Waterman	2015-09-08
\|
*	update to latest RVC proposal	Andrew Waterman	2015-09-08
\|
*	RVC v1.7 encoding	Andrew Waterman	2015-05-31
\|
*	Update to privileged architecture version 1.7	Andrew Waterman	2015-05-09
\|
*	Distinguish Sv39/Sv48; reserve some PPN bits	Andrew Waterman	2015-04-02
\|
*	RVC draft	Andrew Waterman	2015-03-30
\|
*	Update to new privileged spec	Andrew Waterman	2015-03-12
\|
*	update location of headers for new ABI/toolchain	Colin Schmidt	2014-12-14
\|
*	Revert "Enable the four custom instructions"	Yunsup Lee	2014-11-22
\| \| \| \| \| \|	This reverts commit 70b52dd5fa74b5968a20ded22df4ae3a9a76d7f4. Refactoring support for custom instructions.
*	Merge branch 'pr/1'	Yunsup Lee	2014-10-24
\|\ \| \| \| \| \| \| \| \|	Conflicts: Makefile
* \|	Prevent regenerating the Hwacha spike header by default	Albert Ou	2014-10-23
\| \| \| \| \| \| \| \| \| \| \| \|	Not every instruction in the main opcodes file is implemented by Hwacha; at present, updating opcodes_hwacha_ut.h requires manual culling of the unneeded instructions to avoid breaking the spike build.
\| *	Enable the four custom instructions	Arun Thomas	2014-10-23
\|/ \| \| \| \| \| \| \|	Will update encoding.h in the following components: * riscv-isa-sim * riscv-pk * riscv-test-env
*	Add hwacha spike header file target	Stephen Twigg	2014-04-03
\|
*	Merge branch 'confprec'	Quan Nguyen	2014-01-20
\|\ \| \| \| \| \| \| \| \|	Conflicts: Makefile
* \|	New privileged ISA	Andrew Waterman	2013-11-25
\| \|
\| *	Merge branch 'master' into confprec	Quan Nguyen	2013-11-24
\| \|\ \| \|/ \|/\| \| \| \| \|	Conflicts: Makefile
\| *	Add line in Makefile to parse confprec	Quan Nguyen	2013-11-24
\| \|
* \|	fix slli/slliw encoding bug	Yunsup Lee	2013-11-21
\| \|
\| *	Move half-precision opcodes to opcodes-hwacha-ut	Quan Nguyen	2013-10-27
\| \|
\| *	Add half-precision floating-point instructions	Quan Nguyen	2013-10-17
\|/ \| \| \|	* Add opcodes-hwacha-pseudo to be produced as well, or else GCC will complain.
*	Update ISA encoding	Andrew Waterman	2013-09-21
\|
*	Add custom opcode space	Andrew Waterman	2013-08-06
\|
*	Factor out Hwacha/RVC and rename MFTX/MXTF to FMV	Andrew Waterman	2013-07-26
\|
*	add auipc, lr, sc	Andrew Waterman	2013-04-17
\|
*	change vector fence names/encoding	Andrew Waterman	2012-03-18
\|
*	new instructions to handle vector exceptions	Yunsup Lee	2012-03-03
\|
*	temporary undoing of renaming	Andrew Waterman	2011-06-19
\|
*	Renamed packages	Andrew Waterman	2011-06-19
\|
*	[riscv-isa-run] code cleanup; added README	Andrew Waterman	2011-06-19