| Commit message (Expand) | Author | Age | |
|---|---|---|---|
| * | [xcc, sim] replaced ble/bleu with bge/bgeu |  Andrew Waterman | 2010-09-13 |
| * | [opcodes] fixed tex table for ish,ishw types |  Yunsup Lee | 2010-09-12 |
| * | [opcodes] fixed verilog generation for ish,ishw types | Yunsup Lee | 2010-09-12 |
| * | [sim] renamed sllv to sll (same for other shifts) | Andrew Waterman | 2010-09-12 |
| * | [xcc, sim] moved shamt field and renamed shifts | Andrew Waterman | 2010-09-12 |
| * | [xcc, sim] branches now are next-PC-based, not PC-based | Andrew Waterman | 2010-09-12 |
| * | add -verilog option | Yunsup Lee | 2010-09-12 |
 |
index : riscv-opcodes | |
| RISC-V opcodes |
| summaryrefslogtreecommitdiff |