1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
|
// RUN: %boogie -noinfer -typeEncoding:m -useArrayTheory "%s" > "%t"
// RUN: %diff "%s.expect" "%t"
function {:builtin "MapConst"} MapConstBool(bool) : [int]bool;
function {:inline} {:linear "tid"} TidCollector(x: int) : [int]bool
{
MapConstBool(false)[x := true]
}
function {:inline} {:linear "addr"} AddrCollector(x: int) : [int]bool
{
MapConstBool(false)[x := true]
}
const numMutators: int;
axiom 0 < numMutators;
function {:inline} mutatorTid(i: int) : bool { 1 <= i && i <= numMutators }
const GcTid: int;
axiom numMutators < GcTid;
function {:inline} mutatorOrGcTid(i: int) : bool { (1 <= i && i <= numMutators) || i == GcTid }
const lockAddr: int;
axiom 0 < lockAddr;
const collectorPhaseAddr: int;
axiom lockAddr < collectorPhaseAddr;
var {:layer 0,1} Mem: [int]int;
var {:layer 0,1} StoreBufferVal: [int][int]int;
var {:layer 0,1} StoreBufferPresent: [int][int]bool;
var {:layer 0} lock: int;
var {:layer 0} collectorPhase: int;
var {:layer 0} collectorPhaseDelayed: int;
function {:inline} LockInv(StoreBufferPresent:[int][int]bool, StoreBufferVal:[int][int]int, Mem:[int]int, lock:int, collectorPhase:int, collectorPhaseDelayed:int): bool
{
(Mem[lockAddr] == 0 <==> lock == 0) &&
(forall i:int :: mutatorOrGcTid(i) && StoreBufferPresent[i][lockAddr] ==> StoreBufferVal[i][lockAddr] == 0) &&
(forall i:int :: mutatorOrGcTid(i) ==> lock == i || StoreBufferPresent[i] == MapConstBool(false)) &&
(Mem[collectorPhaseAddr] == collectorPhase || (exists i:int :: mutatorOrGcTid(i) && StoreBufferPresent[i][collectorPhaseAddr])) &&
(forall i:int :: mutatorOrGcTid(i) && StoreBufferPresent[i][collectorPhaseAddr] ==> StoreBufferVal[i][collectorPhaseAddr] == collectorPhase) &&
collectorPhaseDelayed == Mem[collectorPhaseAddr]
}
// Layer 1
procedure {:yields} {:layer 1} YieldLock()
requires {:expand} {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
{
yield;
assert {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
}
procedure {:yields} {:layer 1} YieldStoreBufferLockAddrPresent({:linear "tid"} tid:int)
requires {:layer 1} StoreBufferPresent[tid][lockAddr];
ensures {:layer 1} StoreBufferPresent[tid][lockAddr];
{
yield;
assert {:layer 1} StoreBufferPresent[tid][lockAddr];
}
procedure {:yields} {:layer 1} YieldStoreBufferLockAddrAbsent({:linear "tid"} tid:int)
requires {:layer 1} !StoreBufferPresent[tid][lockAddr];
ensures {:layer 1} !StoreBufferPresent[tid][lockAddr];
{
yield;
assert {:layer 1} !StoreBufferPresent[tid][lockAddr];
}
procedure {:yields} {:layer 1} LockAcquire({:linear "tid"} tid: int)
requires {:layer 1} mutatorOrGcTid(tid);
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:right} |{ A: assert mutatorOrGcTid(tid); assume lock == 0; lock := tid; return true; }|;
{
var status:bool;
call YieldLock();
while (true)
invariant {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
{
call status := LockCAS(tid);
if (status)
{
call YieldLock();
return;
}
call YieldLock();
}
call YieldLock();
}
procedure {:yields} {:layer 1} LockRelease({:linear "tid"} tid:int)
requires {:layer 1} mutatorOrGcTid(tid);
requires {:layer 1} !StoreBufferPresent[tid][lockAddr];
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} !StoreBufferPresent[tid][lockAddr];
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:atomic} |{ A: assert mutatorOrGcTid(tid); assert lock == tid; lock := 0; return true; }|;
{
par YieldLock() | YieldStoreBufferLockAddrAbsent(tid);
call LockZero(tid);
par YieldLock() | YieldStoreBufferLockAddrPresent(tid);
call FlushStoreBufferEntryForLock(tid);
par YieldLock() | YieldStoreBufferLockAddrAbsent(tid);
}
procedure {:yields} {:layer 1} ReadCollectorPhaseLocked({:linear "tid"} tid: int) returns (phase: int)
requires {:layer 1} mutatorOrGcTid(tid);
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:atomic} |{ A: assert mutatorOrGcTid(tid); assert lock == tid; phase := collectorPhase; return true; }|;
{
call YieldLock();
call phase := PrimitiveRead(tid, collectorPhaseAddr);
call YieldLock();
}
procedure {:yields} {:layer 1} ReadCollectorPhaseUnlocked({:linear "tid"} tid: int) returns (phase: int)
requires {:layer 1} mutatorOrGcTid(tid);
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:atomic} |{ A: assert mutatorOrGcTid(tid); assert lock != tid; phase := collectorPhaseDelayed; return true; }|;
{
call YieldLock();
call phase := PrimitiveRead(tid, collectorPhaseAddr);
call YieldLock();
}
procedure {:yields} {:layer 1} SetCollectorPhase({:linear "tid"} tid: int, phase: int)
requires {:layer 1} mutatorOrGcTid(tid);
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:atomic} |{ A: assert mutatorOrGcTid(tid); assert lock == tid; assert collectorPhase == collectorPhaseDelayed; collectorPhase := phase; return true; }|;
{
call YieldLock();
call PrimitiveSetCollectorPhase(tid, phase);
call YieldLock();
}
procedure {:yields} {:layer 1} SyncCollectorPhase({:linear "tid"} tid: int)
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:atomic} |{ A: collectorPhaseDelayed := collectorPhase; return true; }|;
{
call YieldLock();
call FlushStoreBufferEntryForCollectorPhase();
call YieldLock();
}
procedure {:yields} {:layer 1} Barrier({:linear "tid"} tid: int)
requires {:layer 1} mutatorOrGcTid(tid);
requires {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:layer 1} LockInv(StoreBufferPresent, StoreBufferVal, Mem, lock, collectorPhase, collectorPhaseDelayed);
ensures {:atomic} |{ A: assert mutatorOrGcTid(tid); assert lock == tid; assume collectorPhase == collectorPhaseDelayed; return true; }|;
{
call YieldLock();
call WaitForFlush(tid);
call YieldLock();
}
// Layer 0
procedure {:yields} {:layer 0,1} LockCAS(tid: int) returns (status: bool);
ensures {:atomic} |{ A: goto B, C;
B: assume Mem[lockAddr] == 0; Mem[lockAddr] := 1; lock := tid; status := true; return true;
C: status := false; return true;
}|;
procedure {:yields} {:layer 0,1} LockZero(tid: int);
ensures {:atomic} |{ A: assert !StoreBufferPresent[tid][lockAddr]; StoreBufferPresent[tid][lockAddr] := true; StoreBufferVal[tid][lockAddr] := 0; return true; }|;
procedure {:yields} {:layer 0,1} FlushStoreBufferEntryForLock(tid: int);
ensures {:atomic} |{ A: assert StoreBufferPresent[tid][lockAddr]; assume StoreBufferPresent[tid] == MapConstBool(false)[lockAddr := true]; Mem[lockAddr] := StoreBufferVal[tid][lockAddr]; StoreBufferPresent[tid][lockAddr] := false; lock := 0; return true; }|;
procedure {:yields} {:layer 0,1} PrimitiveRead(tid: int, addr: int) returns (val: int);
ensures {:atomic} |{ A: goto B, C;
B: assume StoreBufferPresent[tid][addr]; val := StoreBufferVal[tid][addr]; return true;
C: assume !StoreBufferPresent[tid][addr]; val := Mem[addr]; return true; }|;
procedure {:yields} {:layer 0,1} PrimitiveSetCollectorPhase(tid: int, phase:int);
ensures {:atomic} |{ A: StoreBufferPresent[tid][collectorPhaseAddr] := true; StoreBufferVal[tid][collectorPhaseAddr] := phase; collectorPhase := phase; return true; }|;
procedure {:yields} {:layer 0,1} FlushStoreBufferEntryForCollectorPhase();
ensures {:atomic} |{ var tid:int; A: assume mutatorOrGcTid(tid) && StoreBufferPresent[tid][collectorPhaseAddr]; Mem[collectorPhaseAddr] := StoreBufferVal[tid][collectorPhaseAddr]; StoreBufferPresent[tid][collectorPhaseAddr] := false; collectorPhaseDelayed := Mem[collectorPhaseAddr]; return true; }|;
procedure {:yields} {:layer 0,1} WaitForFlush(tid: int);
ensures {:atomic} |{ A: assume StoreBufferPresent[tid] == MapConstBool(false); return true; }|;
|
