summaryrefslogtreecommitdiff
path: root/opcodes-rvc-pseudo
diff options
context:
space:
mode:
authorGravatar Andrew Waterman <waterman@cs.berkeley.edu>2015-05-31 23:23:36 -0700
committerGravatar Andrew Waterman <waterman@cs.berkeley.edu>2015-05-31 23:23:36 -0700
commita5f329c88265a09674d47ef89db4ad2188c88636 (patch)
tree2608f8e3e2c2791b392a013ffac626e53540d9c7 /opcodes-rvc-pseudo
parentc177bd3efcfc88596b99f4c90bfc5ffe0ae764e5 (diff)
RVC v1.7 encoding
Diffstat (limited to 'opcodes-rvc-pseudo')
-rw-r--r--opcodes-rvc-pseudo30
1 files changed, 30 insertions, 0 deletions
diff --git a/opcodes-rvc-pseudo b/opcodes-rvc-pseudo
new file mode 100644
index 0000000..cdc0127
--- /dev/null
+++ b/opcodes-rvc-pseudo
@@ -0,0 +1,30 @@
+# these aren't really pseudo-ops, but they overlay other encodings,
+# so they are here to prevent parse-opcodes from barfing
+
+@c.ebreak 1..0=0 15..13=0 12=1 11..7=0 6..2=0
+@c.jr 1..0=2 15..13=4 12=0 11..7=ignore 6..2=0
+@c.jalr 1..0=2 15..13=5 12=0 11..7=ignore 6..2=0
+@c.addi16sp 1..0=2 15..13=6 12=ignore 11..7=0 6..2=ignore
+
+# C0 encoding space, RV32C-only
+@c.xor 1..0=0 15..13=3 12..10=0 9..7=ignore 6..5=0 4..2=ignore
+@c.sra 1..0=0 15..13=3 12..10=0 9..7=ignore 6..5=1 4..2=ignore
+@c.sll 1..0=0 15..13=3 12..10=1 9..7=ignore 6..5=0 4..2=ignore
+@c.srl 1..0=0 15..13=3 12..10=1 9..7=ignore 6..5=1 4..2=ignore
+@c.slt 1..0=0 15..13=3 12..10=1 9..7=ignore 6..5=2 4..2=ignore
+@c.sltu 1..0=0 15..13=3 12..10=1 9..7=ignore 6..5=3 4..2=ignore
+@c.sllr 1..0=0 15..13=3 12..10=3 9..7=ignore 6..5=0 4..2=ignore
+@c.srlr 1..0=0 15..13=3 12..10=3 9..7=ignore 6..5=1 4..2=ignore
+@c.sltr 1..0=0 15..13=3 12..10=3 9..7=ignore 6..5=2 4..2=ignore
+@c.sltur 1..0=0 15..13=3 12..10=3 9..7=ignore 6..5=3 4..2=ignore
+
+# C1 encoding space, RV32C-only
+@c.bltz 1..0=1 15..13=3 12=ignore 11..2=ignore
+@c.bgez 1..0=1 15..13=7 12=ignore 11..2=ignore
+@c.addin 1..0=1 15..13=4 12..10=ignore 9..7=ignore 6..5=0 4..2=ignore
+@c.xorin 1..0=1 15..13=4 12..10=ignore 9..7=ignore 6..5=1 4..2=ignore
+@c.orin 1..0=1 15..13=4 12..10=ignore 9..7=ignore 6..5=2 4..2=ignore
+@c.andin 1..0=1 15..13=4 12..10=ignore 9..7=ignore 6..5=3 4..2=ignore
+
+# C2 encoding space, RV32C-only
+@c.andi 1..0=2 15..13=7 12=ignore 11..2=ignore