aboutsummaryrefslogtreecommitdiffhomepage
path: root/src/core/arm/skyeye_common/arm_regformat.h
diff options
context:
space:
mode:
authorGravatar Lioncash <mathew1800@gmail.com>2015-02-10 09:34:39 -0500
committerGravatar Lioncash <mathew1800@gmail.com>2015-02-10 09:34:42 -0500
commit3eccc66abf5f4a47e3d821cfaaacbe76b4bc3406 (patch)
treed3d70fbf67548ac2790b603f145746fbd3a0cfcc /src/core/arm/skyeye_common/arm_regformat.h
parenteb83ac48aa40ab932a68eb9bbae52b471b49668a (diff)
dyncom: Add more regs to MCR/MRC
Adds the registers that were left out of some coprocessor ranges.
Diffstat (limited to 'src/core/arm/skyeye_common/arm_regformat.h')
-rw-r--r--src/core/arm/skyeye_common/arm_regformat.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/core/arm/skyeye_common/arm_regformat.h b/src/core/arm/skyeye_common/arm_regformat.h
index 99787476..5be3a561 100644
--- a/src/core/arm/skyeye_common/arm_regformat.h
+++ b/src/core/arm/skyeye_common/arm_regformat.h
@@ -86,7 +86,9 @@ enum {
CP15_IFAR,
CP15_PID,
CP15_CONTEXT_ID,
- CP15_THREAD_URO,
+ CP15_THREAD_UPRW, // Thread ID register - User/Privileged Read/Write
+ CP15_THREAD_URO, // Thread ID register - User Read Only (Privileged R/W)
+ CP15_THREAD_PRW, // Thread ID register - Privileged R/W only.
CP15_TLB_FAULT_ADDR, /* defined by SkyEye */
CP15_TLB_FAULT_STATUS, /* defined by SkyEye */
/* VFP registers */