aboutsummaryrefslogtreecommitdiffhomepage
path: root/src/core/arm/arm_interface.h
diff options
context:
space:
mode:
authorGravatar bunnei <ericbunnie@gmail.com>2014-06-01 21:40:10 -0400
committerGravatar bunnei <ericbunnie@gmail.com>2014-06-01 21:40:10 -0400
commite8a17ee6fdf7ab653be32f52afb10f0dafdf61c1 (patch)
treec8396f428819e31dbf2ae568538140e44d2bc27c /src/core/arm/arm_interface.h
parent15c7d8170669cadce685471fea48c215687d6622 (diff)
arm: added option to prepare CPU core (while mid-instruction) for thread reschedule
Diffstat (limited to 'src/core/arm/arm_interface.h')
-rw-r--r--src/core/arm/arm_interface.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/core/arm/arm_interface.h b/src/core/arm/arm_interface.h
index b73786cc..316b50fb 100644
--- a/src/core/arm/arm_interface.h
+++ b/src/core/arm/arm_interface.h
@@ -89,6 +89,9 @@ public:
*/
virtual void LoadContext(const ThreadContext& ctx) = 0;
+ /// Prepare core for thread reschedule (if needed to correctly handle state)
+ virtual void PrepareReschedule() = 0;
+
/// Getter for num_instructions
u64 GetNumInstructions() {
return num_instructions;