From f4e106d4fc1cce484678b5cdd86ab57d7a43076a Mon Sep 17 00:00:00 2001 From: xleroy Date: Sun, 27 Jul 2014 07:35:49 +0000 Subject: ARM port: add support for Thumb2. To be tested. git-svn-id: https://yquem.inria.fr/compcert/svn/compcert/trunk@2549 fca1b0fc-160b-0410-b1d3-a4f43f01ea2e --- runtime/arm/sysdeps.h | 84 +++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 84 insertions(+) create mode 100644 runtime/arm/sysdeps.h (limited to 'runtime/arm/sysdeps.h') diff --git a/runtime/arm/sysdeps.h b/runtime/arm/sysdeps.h new file mode 100644 index 0000000..b72af0f --- /dev/null +++ b/runtime/arm/sysdeps.h @@ -0,0 +1,84 @@ +// ***************************************************************** +// +// The Compcert verified compiler +// +// Xavier Leroy, INRIA Paris-Rocquencourt +// +// Copyright (c) 2013 Institut National de Recherche en Informatique et +// en Automatique. +// +// Redistribution and use in source and binary forms, with or without +// modification, are permitted provided that the following conditions are met: +// * Redistributions of source code must retain the above copyright +// notice, this list of conditions and the following disclaimer. +// * Redistributions in binary form must reproduce the above copyright +// notice, this list of conditions and the following disclaimer in the +// documentation and/or other materials provided with the distribution. +// * Neither the name of the nor the +// names of its contributors may be used to endorse or promote products +// derived from this software without specific prior written permission. +// +// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT +// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR +// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, +// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, +// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR +// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF +// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING +// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +// +// ********************************************************************* + +// System dependencies + +#ifdef THUMB +#define FUNCTION(f) \ + .text; \ + .thumb; \ + .thumb_func; \ + .global f; \ +f: +#else +#define FUNCTION(f) \ + .text; \ + .arm; \ + .global f; \ +f: +#endif + +#define ENDFUNCTION(f) \ + .type f, %function; .size f, . - f + +// In Thumb2 mode, some instructions have shorter encodings in their "S" form +// (update condition flags). For cases where the condition flags do not +// matter, we use the following macros for these instructions. +// In classic ARM mode, we prefer not to use the "S" form unless necessary. + +#ifdef THUMB +#define THUMB_S(x) x##s +#else +#define THUMB_S(x) x +#endif + +#define ADD THUMB_S(add) +#define AND THUMB_S(and) +#define ASR THUMB_S(asr) +#define BIC THUMB_S(bic) +#define EOR THUMB_S(eor) +#define LSL THUMB_S(lsl) +#define LSR THUMB_S(lsr) +#define MOV THUMB_S(mov) +#define ORR THUMB_S(orr) +#define RSB THUMB_S(rsb) +#define SUB THUMB_S(sub) + + .syntax unified +#ifdef THUMB + .arch armv7 +#else + .arch armv6 +#endif + .fpu vfpv2 -- cgit v1.2.3